Abstract. A new approach for inserting repeaters in 3-D interconnects is proposed. The allocation of repeaters along an interplane interconnect is iteratively determined. The proposed approach is compared with two other techniques based on conventional methods used for 2-D interconnects. Simulation results show that the proposed approach decreases the total wire delay up to 42% as compared to conventional approaches. The complexity of the proposed algorithm is linear to the number of planes that the wire spans.
Introduction
In 3-D ICs, the wire length is significantly reduced due to the short vertical interconnects. Although 3-D ICs are expected to greatly reduce the wire length as compared to planar circuits, methods to further improve the interconnect delay are required. This situation is due to the length of the global interconnects that limit the overall performance of a 3-D circuit.
Many repeater insertion algorithms have been proposed for 2-D interconnects. The optimal number and size of the repeaters to achieve the minimum interconnect delay for a distributed RC interconnect are described in [1] , [2] . A uniform repeater design methodology for efficiently driving RC tree structures is presented in [3] . Alpert and Devgan present theoretical results, which determine the required number of repeaters for a wire with uniform impedance characteristics [4] .
Applying these repeater insertion techniques for 2-D interconnects to 3-D nets traversing multiple planes does not result in the minimum interconnect delay. In a 3-D system, each physical plane can be fabricated with a different process or technology node resulting in diverse interconnect impedance characteristics. In addition, the various manufacturing technologies for the vertical interconnects (e.g., through silicon via (TSV)) affect the delay of the interplane interconnects [5] . All of these factors complicate the repeater insertion task for 3-D interconnects. Recently, a simultaneous buffer and TSV planning algorithm for 3-D circuits has been presented in [6] where the size and number of the repeaters are considered known. The impedance characteristics of each plane are considered uniform. In practice, however, the size and number of repeaters on different planes need to be determined considering the disparate interconnect impedance characteristics. Additionally, the repeaters inserted in one plane affect the total delay of the interconnect and the size, number, and location of the repeaters inserted in adjacent planes.
The objective of this paper, therefore, is to determine the size, number, and location of the repeaters cohesively inserted in all of the segments. A methodology for determining these solutions for a 3-D wire that spans several physical planes is introduced, where the traits of the 3-D interconnects are properly considered. The proposed approach considers the effect of repeaters on the delay of the wire segments on adjacent planes and iteratively decreases the delay of a 3-D wire.
The remainder of the paper is organized as follows. The delay model for a 3-D interconnect with repeaters used in this paper is introduced in Section 2. The proposed method for inserting repeaters in 3-D interconnects is presented in Section 3. Simulation results are shown in Section 4. The conclusions are summarized in the last section.
Delay Model for a 3-D Wire
The delay model of a wire segment within one physical plane of a 3-D circuit and the method to determine the number, size, and location of the repeaters for this segment is discussed in this section. The delay model for a 3-D wire comprising several of these segments is also presented.
A 3-D wire with repeaters is illustrated in Figure 1 .
is the distance between the first repeater and the TSV for i > 1 or the driver of the wire for i = 1. y i is the distance between the last repeater and the TSV for i < n or the receiver of the wire for i = n. k i is the number of repeaters inserted in plane i. h i represents the size of the repeaters, which is the multiple of the minimum size of the repeater that can be used in plane i. The total delay of a 3-D interconnect can be divided into 2n − 1 components including the delay of the horizontal segments on the n planes where repeaters can be inserted and the delay of the TSVs. The delay of the TSVs can be considered constant. The delay of a horizontal segment i can be modeled by an RC distributed line with repeaters, as illustrated in Figure 2 . In Figure 2 , R in i is the input resistance of the segment. C L i is the load capacitance. For the segment on the first plane, R in i = R source and for the segment on the last plane, C L i = C sink . R bi and C bi are the resistance and capacitance, respectively, of the minimum size repeater on plane i. If R in i and C L i are known and there are k i repeaters with size h i , where k i ≥ 2, the total delay of a wire segment on plane i based on Elmore delay model [7] can be written as
The variables in (1) are h i , k i , x i , and y i . The physical constraints for these variables, respectively, are
To minimize (1) is a rather formidable task. Alternatively, (1) can be written as a two-variable function. For given x i and y i , T seg is convex with respect to k i and h i , which means that for each pair of (x i , y i ), there is a pair of (k i , h i ) that produces the minimum delay.
Let
Replacing
Since x i and y i are constrained according to (2) , the minimum of (4) and a feasible solution (x i , y i ) can be determined with numerical methods [8] . If there is only one repeater inserted along the segment, k i = 1 and
The expressions for the delay of the segment where
For a horizontal segment within a 3-D circuit consisting of n planes, the expressions for the input resistance and the output capacitance of each segment are modified to include the impedance of the TSVs and the interconnect sections x i+1 and y i−1 , respectively,
Due to (5), the repeaters inserted in segments i − 1 and i + 1 can considerably affect the repeaters inserted in segment i. For a 3-D interconnect shown in Figure  1 , expressions (5) and (3) are used to determine (k i , h i ) for segments 1 to n.
where
By replacing R in i and C L i in (3) with (5), h i is coupled to the solution for the two adjacent segments. This dependency complicates the optimization process. To formally minimize (6) requires computationally expensive optimization techniques since (6) is a non-polynomial function. Instead, (4) is utilized in the proposed approach to minimize the delay of each segment iteratively and results in a near-optimum solution for inserting repeaters in a multiplane net. This approach completes the repeater insertion in O(n) time, where n is the number of planes. Note that the effect of the repeaters inserted in adjacent segments on the delay of the investigated segment is considered in (4) through (5).
Repeater Insertion Algorithm
In this section, an algorithm for inserting repeaters in 3-D interconnects is presented. The proposed algorithm determines a near-optimal solution S based on (4). The pseudo-code of this algorithm (Iterated Optimization) is illustrated in Algorithm 1. The proposed algorithm consists of two phases described in the following subsections.
Algorithm 1 Iterated Optimization
U pdate(Rin i+1, CL i−1); 8: end for {second phase} 9: while ∆T > target ratio do 10:
T ← 0 11:
end for 15: end while
Determine an initial solution
In the first phase, an initial solution is obtained. The minimum delay of each segment i is successively determined, for i = n to 1, assuming that a minimum size repeater (i.e., h i−1 = 1) is inserted in the preceding segment i − 1, exactly before the TSV (i.e., y i−1 = 0), as illustrated in Figure 3 .
The algorithm starts from plane n. The corresponding h n , k n , x n and y n are determined based on (3) -(4) by the procedure seg opt(R in i , C L i ) in Algorithm 1. In the procedure U pdate(R in i+1 , C L i−1 ), the load for segment n − 1 is determined by the resulting h n and x n . By assuming that R in n−1 = R tsv + R b(n−2) , a solution for segment n − 1 can be determined. Steps 7 to 10 in Algorithm 1 are applied to all of the wire segments. In this way, the initial delay T 
Refinement of the solution
In the second phase, the interconnect delay is iteratively improved. The second phase starts with the updated set is smaller than target ratio, the algorithm terminates. The target ratio is considered to be user-specified. Considering that the time used to minimize (4) is constant O(1), the complexity of the proposed algorithm is O(n).
Simulation Results
In this section, the simulation results are presented. The Iterated Optimization is applied to several 3-D interconnects. The ASU predictive technology model (PTM) [9] is used to extract the parameters of the interconnect and the repeaters. To investigate the effectiveness of the proposed algorithm, two other approaches for inserting repeaters in 3-D interconnects have been adapted from the methods used for 2-D interconnects.
The first approach assumes that the repeaters are equally spaced in each segment [1] , [3] . There is a repeater inserted before and after each TSV, respectively, as illustrated in Figure 5 (a). With this assumption, each segment is treated as a 2-D interconnect. The delay of the segments is decoupled and repeaters are individually inserted in each segment based on [1] . In this approach, {x i = 0, y i = 0|1 ≤ i ≤ n}. The optimum number k i and size h i of the repeaters can be determined by (3) .
Alternatively in the second approach, the last repeater in each plane is inserted right before the TSV that connects this segment, as illustrated in Figure 5 (b). In Figure 5( All of the approaches are applied to 3-D wires of different length that span three physical planes. The parameters used in the simulations are listed in Table  1 . The location of the repeaters inserted by employing the Iterated Optimization algorithm and the wire delay after applying the three approaches are listed in Table 2 . The number and size of the repeaters inserted in the three approaches are reported in Table 3 . The wire spans three planes. l1, l2, l3 are the length of the segment on plane 1, 2, and 3, respectively; Itnum is the number of iterations and the target ratio is 1%; Area = Compared with approach 1 and approach 2, the Iterated Optimization decreases the interconnect delay by 10% to 42% and 3% to 26%, respectively. To utilize the methods used in 2-D interconnects in approaches 1 and 2, at least two (one) repeaters are inserted in each segment in approach 1 (2) to decouple the delay of the investigated segment from the adjacent segments. In the Iterated Optimization, the location of the first and the last repeater can be iteratively adjusted. In addition, no repeater is inserted for specific short segments as listed in Table 3 . Consequently, the Iterated Optimization produces the smallest interconnect delay. Note that when the total number of inverters inserted along the wire is the same for all of the approaches, the Iterated Optimization produces the smallest delay.
For each segment of a 3-D wire, the effect of the adjacent segments on the delay of the segment is considered during the repeater insertion process. Redundant or oversized repeaters are therefore not inserted. As reported in Table  3 , fewer repeaters are inserted into 3-D interconnects where the Iterated Optimization is applied as compared to the other two approaches. Consequently, the proposed approach decreases the power consumed and the area occupied by repeaters. In addition, for the investigated interconnects, the iterations of the proposed approach are approximately four, which shows that the algorithm converges fast.
Conclusions
A method to insert repeaters for 3-D interconnects is described. The size and number of repeaters is iteratively adapted to decrease the delay of a 3-D wire. This novel technique is compared to two approaches adapted from repeater insertion techniques for 2-D interconnects. Simulation results demonstrate that the proposed approach for inserting repeaters in 3-D circuits decreases the total delay up to 42% and reduces the number and area of the inserted repeaters within a few iterations. By properly inserting repeaters into 3-D wires, the interconnect performance of 3-D circuits is significantly improved.
